Resume2008

From Clothbot

(Difference between revisions)

Jump to: navigation, search

Revision as of 20:44, 5 January 2008

1 Resume 2008
2 Experience
3 Education
- 3.1 Queen's University, Kingston, Canada
4 Skills

Resume 2008

Content for rough draft.

Experience

Product Engineer, Cadence Design Systems, Ottawa, Canada

Dates: November 2003 - December 2007

General

Involved in all things related to the Analog Design Environment, a.k.a. ADE or Analog Artist.

IC 6.1.2 Release

Assembled and maintained the database bundle (IC612_Whatsnew) used for internal and external customer beta testing.

Other Projects

Documented and proposed solutions to licensing hacks, exploits and loop-holes to be cleaned up in the IC 6.1.1 and IC 6.1.2 releases.
Initiated exploration into the use of multimedia (i.e. Flash videos and screen-capture using Adobe Captivate) for documentation and tutorial purposes.
Wrote the specification and developed prototypes for future revisions to datasheet generation from the ADE XL user interface.

Applications Engineer, Cadence Design Systems, Ottawa, Canada

Dates: October 1999 - October 2003

Responsibilities

Worked in the field demonstrating software, troubleshooting customer issues, conducting workshops and delivering educational services courses.

Specialized in analog/mixed-signal IC electronic design automation (EDA) software. This included supporting the Analog Design Environment (a.k.a. Analog Artist), schematic capture, mixed-signal simulation using both the Verimix (a.k.a. Spectre-Verilog) and AMS Designer flows and engines, and parasitic back-annotation flows using Diva and Assura extraction results.

Pet Projects of Note

Wrote scripts to assist with SpectreHDL to Verilog-A behavioural code translation.
Wrote interactive SKILL code to generate schematics from Spectre netlists.
Wrote multiple approaches to direct Spectre and SPICE netlist to Verilog-AMS conversion.

Design Analysis Engineer, Chipworks, Ottawa, Canada

Dates: May 1998 - October 1999

Intern in Microelectronics at CMC Microsystems

Dates: May 1997 - May 1998

Education

Queen's University, Kingston, Canada

Degree: B.Sc., Math & Engineering, Control and Communications Systems, September 1992 - December 1997

Skills

EDA

Cadence
- General
  - Installation, Licensing, Documentation
- Virtuoso
  - DFII
  - SKILL
  - Analog Design Environment (a.k.a. Analog Artist), including new XL and GXL technologies.
  - Schematic Capture
- Simulation
  - MMSIM Spectre and UltraSim
  - IUS Incisive Analog-Mixed Signal (a.k.a. AMS Designer)

Coding

Programming Languages
- SKILL
- XML/XSLT
- C/C++
- QT
- Objective-C (via Apple's Xcode IDE)
- Java
Hardware Design Languages
- Spectre
- SPICE
- Verilog-AMS
- VHDL-AMS

Operating Systems

Linux
- User by choice since 1993
- Broad range of distributions:
  - Slackware
  - Fedora Core
  - Red Hat Enterprise
  - Linux From Scratch
  - Gumstix Embedded
Mac OS X
- User by choice since 2006
- Parallels-hosted Linux installations
Microsoft Windows
- User out of necessity since 1992
Other UNIX (Solaris, HPUX)
- User since 1992
- Administration since 1999

Retrieved from "https://clothbot.com/wiki/Resume2008"

 * '''Dates:'''  October 1999 - October 2003
+===Responsibilities===
+Worked in the field demonstrating software, troubleshooting customer issues, conducting workshops and delivering educational services courses.
+Specialized in analog/mixed-signal IC electronic design automation (EDA) software.  This included supporting the Analog Design Environment (a.k.a. Analog Artist), schematic capture, mixed-signal simulation using both the Verimix (a.k.a. Spectre-Verilog) and AMS Designer flows and engines, and parasitic back-annotation flows using Diva and Assura extraction results.
+===Pet Projects of Note===
+* Wrote scripts to assist with SpectreHDL to Verilog-A behavioural code translation.
+* Wrote interactive SKILL code to generate schematics from Spectre netlists.
+* Wrote multiple approaches to direct Spectre and SPICE netlist to Verilog-AMS conversion.
 ==Design Analysis Engineer, Chipworks, Ottawa, Canada==